

Vivado HLS 2019.1 - IP Generating

Export RTL

ensure to choose the same evaluate generated RTL language. in this case VHDL was used.

The screenshot displays the Vivado HLS 2019.1 interface. The top toolbar includes buttons for File, Edit, Project, Solution, Window, and Help. The Explorer pane on the left shows the project structure for 'matrix_multiplication', including Source files (matrix_mult.cpp, matrix_mult.h), Test Bench files (matrix_mult_tb.cpp, matrix_mult_tb.h), and a solution directory (solution1) containing constraints (directives.tcl, script.tcl) and synthesis artifacts (csm, build, report, impl, sim, syn). The main window shows the 'Cosimulation Report for 'matrix_mult_1''. The report includes a table with the following data:

RTL	Status	Latency			Interval		
		min	avg	max	min	avg	max
VHDL	Pass	6145	6145	6145	NA	NA	NA
Verilog	NA	NA	NA	NA	NA	NA	NA

Below the table, it states: 'Export the report(.html) using the [Export Wizard](#)'. The bottom pane shows the 'Console' tab with a message: 'This info will be updated when the current process completes.' Below this, a table lists DRCs (Design Rule Checks) with one entry under the 'SCHEDULE' category: '[SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.'



Export RTL as IP

Format Selection

IP Catalog



Configuration...

Evaluate Generated RTL

VHDL

☐ Vivado synthesis☐ Vivado synthesis, place and route

XO file location: vivado/matrix_mult_1.xo

Browse...

☐ Do not show this dialog box again.

OK

Cancel



Configuration

Vendor:

Library:

Version:

Description: